I. INTRODUCTION
T HE reduction of gate oxide thickness with downscaling CMOS technologies leads to increasing oxide fields. Thus Fowler-Nordheim (FN) induced oxide degradation is an important issue. In deep-submicron CMOS technology p polysilicon gates are usually used for PMOS devices. BF doped poly-GeSi gates have been investigated recently because of the possibility to manipulate the workfunction by changing the Ge mole fraction [1] , [2] and the compatibility to Si processing. However, little is known about the effects of this novel gate material on the FN tunnel currents and oxide reliability using thin gate oxides.
In this paper we compare BF doped poly-GeSi and poly-Si gate material grown on 5. 6 of p gated MOS capacitors with both positive and negative injection voltages and results were studied. We show that because of the smaller bandgap of GeSi the onset of conduction takes place at lower absolute values for the gate voltages. For negative gate voltages, the tunneling mechanism is not completely understood and might be the result of valence band tunneling [3] . There are no electrons in the conduction band and substrate hole tunneling is improbable. The tunnel barrier height for gate injection will then be larger than for substrate injection where electrons tunnel from the conduction band. The effect of the Ge presence at the gate/SiO interface has been studied by means of statistical measurements.
II. EXPERIMENTAL
MOS capacitors were fabricated on n-type Si(100) substrates with a resistivity of -cm. Undoped poly-Si or -Ge Si was deposited in an LPCVD system on gate oxide with a thickness of 5.6 nm as determined with ellipsometry. The gate oxide recipe was based on a standard thermal oxide from a 0.25 m CMOS process [4] . The 200-nm thick gate was implanted with cm BF at 20 keV and activated for 30 m at 850 C in N ambient. For Si and GeSi gates, the gate depletion was acceptable (9 and 8.5%, respectively, determined from -measurements at 2 V) and negligible 0741-3106/98$10.00 © 1998 IEEE . At negative gate bias the onset of conduction is 0.35 V earlier for poly-GeSi gates. This shift cannot be accounted for by a slightly larger polySi gate depletion, but is due to the difference in valence band edge position since injection takes place from the valence band instead of the conduction band as will be shown below [3] . Although the onset of conduction is earlier for poly-GeSi gate material, the used 5.6 nm thick gate oxide provides good isolating properties for (sub) 0.25 m CMOS technology. In Fig. 2 a schematic picture of the tunneling mechanism is shown indicating that the barrier heights for gate injection will be smaller for a poly-GeSi gate because of the smaller valence band energy. The energy barrier heights, , were determined from FN-characteristics plotting versus . To calculate the exact oxide field the flatband voltage and mono-Si voltage drop were taken into account. The depletion approximation [5] has been used to correct for poly depletion. In Fig. 3 the FN characteristics are shown for both gate materials at positive and negative gate voltages. It is obvious that the curves at negative gate biases are significantly steeper than for positive gate voltages. The energy barrier heights for positive voltages are eV for poly-Si and poly-Ge Si gate material. With this method the barrier height can be determined up to a 0.1 eV accuracy. For negative gate voltages the barrier heights for the two materials are different, eV for GeSi and eV for the Si gate. The larger barrier heights for polySi gates at negative bias compared to poly-Ge Si gates is also observed for gate oxide thickness' in the range of 6.8-10.4 nm. In comparison, NMOS capacitors with As doped gates on 5.6 nm thick gate oxide resulted for both Si and GeSi gates in a measured barrier height of eV for substrate and gate injection, as was expected since the conduction band edge positions of Si and GeSi are almost equal. These results strongly suggest that the assumed carrier valence band tunneling model for negative biased p type gates is correct.
To investigate the gate oxide reliability, charge-tobreakdown measurements were performed on capacitors annealed for 30 m at 850 C. In Fig. 4 the Weibull distributions are shown for 50 capacitors under negative gate bias, i.e., electron injection from the gate. A constant current stress with a current density of mA/cm was used. The area of each of the capacitors was cm . An average value of 1 C/cm is acceptable considering the relatively large size of the capacitors. The distribution for the GeSi gates shows a slightly higher which can be attributed to reduced boron incorporation in the 5.6 nm thick gate oxide, caused by the reduced diffusivity of boron in polycrystalline GeSi [6] . For samples annealed at a lower thermal budget we found the to increase by a factor of approximately three [7] . For these samples the slope of the Weibull distribution of both gate materials is the same. This indicated that the difference between Si and GeSi gates is caused by a difference in boron penetration. It also appears that Ge present at the gate/gateoxide interface does not degrade the oxide quality. For positive gate bias the average values for Si and GeSi are C/cm . For substrate injection the for GeSi gates is again slightly better than for Si gates.
IV. CONCLUSIONS
Tunnel currents and oxide reliability of p doped polyGeSi gate material have been studied and compared with poly-Si gates. It was found that PMOS capacitors with BF doped (Si or GeSi) gates on 5.6 nm thick gate oxide show a larger oxide barrier height for gate injection than for substrate injection. The increase of the oxide barrier is caused by electron tunneling from the valence band and is approximately equal to the bandgap of the gate material. For Si gate material increases from 3.1 eV at positive gate voltages to 4.4 eV at negative voltages. For GeSi gates the increase is smaller, from to 4.0 eV, because of the smaller valence band edge energy level of GeSi gate material. This means that for BF doped poly-Si or polyGeSi gates the onset of conduction is always as good as or better than for n doped gates. Although GeSi gated samples start conducting earlier, they still have good isolating properties for deep submicron CMOS applications. Charge-to-breakdown measurements indicate that the gate oxide breakdown behavior is similar or even better for GeSi than for Si gates. The Ge at SiO interface does not degrade the oxide quality. The effects of boron and fluorine are the same for poly-Si and poly-GeSi gates. Hence the difference in workfunction can be exploited without problems with the gate oxide reliability or increase on the tunneling currents.
